

**PORTAL** Subscribe (Full Service) Register (Limited Service, Free) Login

US Patent & Trademark Office

Search:  The ACM Digital Library ☐ The Guide

**THE ACM DIGITAL LIBRARY**

## A suggested approach to computer arithmetic for designers of multi-valued logic processors

Full text  (760 KB)

Source **Multiple-Valued Logic archive**

**Proceedings of the eighth International symposium on Multiple-valued logic** [table of contents](#)  
Rosemont, Illinois, United States  
Pages: 33 - 46  
Year of Publication: 1978

Author **D. E. Atkins**

Sponsors **SIGDA: ACM Special Interest Group on Design Automation**  
**IEEE: Institute of Electrical and Electronics Engineers**

Additional Information: [abstract](#) [references](#) [citations](#) [index terms](#) [collaborative colleagues](#)

Tools and Actions:

[Discussions](#) [Find similar Articles](#) [Review this Article](#)  
[Save this Article to a Binder](#) [Display in BibTeX Format](#)

**Warning:** The download time has expired please click on the item to try again.

### ↑ ABSTRACT

An approach to the topic of computer arithmetic is suggested which may have a particular conceptual, pedagogical, and practical appeal to the designer of multiple-valued logic processors. Computer arithmetic deals with the physical representation of finite sets of numbers and the design, analysis, and implementation of algorithms for mechanizing arithmetic operations on these sets. Finite number representation systems (FNRS) are specified by defining a set of symbols and a mapping from the elements of this symbol set to a subset of the real numbers. A formal definition of a FNRS provides a basis for a set of definitions which in turn provide the framework for the classification of a large set of number systems. Emphasis in this paper is on the following positive, fixed radix systems: unsigned, sign and magnitude, radix complement, and diminished radix complement. We offer an annotated listing of primitive digit vector algorithms for the four common number representation systems with an arbitrary, positive integer, fixed radix. These digit vector algorithms are ones which the designer of multi-valued logic arithmetic processors will need to implement to provide general arithmetic computation.

### ↑ REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete list rather than only correct and linked references.

- 1 Sandra Pakin, APL 360 Reference Manual, Second Edition, SRA, Chicago, 1972.

<http://portal.acm.org/citation.cfm?id=804183&coll=ACM&dl=ACM&CFID=19793390&CFT...> 4/5/04

- 2 G. Demars, J. C. Rault, G. Ruggio, Le Langage et Les Systems APL, (in French), Masson et Cie, Paris, 1974.
- 3 APL 360 User's Manual, IBM Data Processing Division.
- 4 APL Shared Variables (APLSV) User's Guide, IBM (SH20-1460).
- 5 APL Language, IBM, (GC26-3847).
- 6 University of Michigan Computing Center Memo 363, MTS APL User's Guide.
- 7 Leonard Gilman, Allen J. Rose, APL: An Interactive Approach, John Wiley & Sons, Inc., New York, NY, 1976.
- 8 K. E. Iverson, A Programming Language, Wiley, New York, 1962.
- 9 H. Katzan, APL Programming and Computer Techniques, van Nostrand Reinhold, 1970.
- 10 S. Budkowski, D. Atkins, "A unified classification of finite number systems," Systems Engineering Lab. Report No. 106, ECE Dept., University of Michigan, Ann Arbor.
- 11 D. Atkins, "The role of redundancy in computer arithmetic," Computer, June 1975, Vol. 8, No. 6, pp. 74-76.
- 12 D. Matula, "Radix arithmetic: Digital algorithms for computer architecture," Chapter 9 in Applied "Computation Theory": Analysis, Design, Modeling, R. Yeh, ed., Prentice-Hall, Englewood Cliffs, New Jersey, 1976.
- 13 A. Avizienis, "Digital Computer arithmetic: A unified algorithmic specification," Proceedings of the Symposium on Computers and Automata, New York, 1971, Polytechnic Press, New York. Available through Wiley-Interscience.

### ↑ CITINGS

D. E. Atkins, W. Liu, S. Ong, Overview of an Arithmetic Design System, Proceedings of the eighteenth design automation conference on Design automation, D.314-321, June 29-July 01, 1981, Nashville, Tennessee, United States

### ↑ INDEX TERMS

**Primary Classification:**

**G. Mathematics of Computing**

↳ **G.1 NUMERICAL ANALYSIS**

↳ **G.1.0 General**

↳ **Subjects:** Computer arithmetic

**Additional Classification:**

**B. Hardware**

↳ **B.6 LOGIC DESIGN**

<http://portal.acm.org/citation.cfm?id=804183&coll=ACM&dl=ACM&CFID=19793390&CFT...> 4/5/04

**D. Software**

↳ **D.3 PROGRAMMING LANGUAGES**

↳ **D.3.2 Language Classifications**

↳ **Subjects: Applicative (functional) Languages**

**General Terms:**

Design

↖ **Collaborative Colleagues:**

D. E. Atkins; Janis Belich Barron

D. J. DeWitt

W. Liu

R. M. Loughreed

T. N. Mudge


S. Ong


R. A. Rutenbar


M. S. Schiansker


The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:  Adobe Acrobat

 QuickTime

 Windows Media Player

 Real Player

# A SUGGESTED APPROACH TO COMPUTER ARITHMETIC FOR DESIGNERS OF MULTI-VALUED LOGIC PROCESSORS

D. E. Atkins

Program in Computer, Information and Control Engineering  
and  
Systems Engineering Laboratory  
Department of Electrical and Computer Engineering  
The University of Michigan  
Ann Arbor, Michigan 48109

## ABSTRACT

An approach to the topic of computer arithmetic is suggested which may have a particular conceptual, pedagogical, and practical appeal to the designer of multiple-valued logic processors. Computer arithmetic deals with the physical representation of finite sets of numbers and the design, analysis, and implementation of algorithms for performing arithmetic operations on these sets. Finite set representation systems (FRSs) are specified by defining a set of symbols and a mapping from the elements of this symbol set to a subset of the real numbers. A formal definition of a FRS provides a means for a set of definitions which in turn provide the means for the classification of a large set of number systems. Emphasis in this paper is on the following positive, fixed radix systems: unsigned, sign and magnitude, radix complement, and distributed radix complement.

We offer an annotated listing of primitive digit vector algorithms for the four common number representation systems with an arbitrary, positive integer, fixed radix. These digit vector algorithms are ones which the designer of multi-valued logic arithmetic processors will need to implement to provide general arithmetic computation.

## INTRODUCTION

Although the predominance of two-valued logic has naturally led to the implementation of binary (radix 2) arithmetic in most digital computers, the theory of computer arithmetic deals with a much broader class of possibilities. At a minimum, the designer of processors with multi-valued technology will be interested in higher radix versions of standard radix polynomial systems, and the designer of processors with more novel number systems (residue, signed-digit, rational, etc.) may find practical application in a multi-valued environment.

An ongoing project within our laboratory concerns developing a unified description and classification of finite number representation systems together with a set of primitive building blocks for arithmetic design, so-called "digit-vector algorithms." One of our goals is to present the designer with a wide range of choices and a

method for assigning a figure of merit to various number systems with respect to a given implementation environment. For example, the complexity of the SUM digit vector algorithm is lower in a residue number system than in a standard radix polynomial system, however, the reverse is true for the SIGN (sign detection) digit vector algorithm. The act of defining these algorithms which stimulate useful abstract arithmetic structures is what we call "arithmetic design." Traditional "logic design" comes into play only after we make the decision to represent the required digits using binary codes. As often noted by Aitken's, failure to make the distinction between "arithmetic design" and "logic design" has long plagued the literature in computer arithmetic.

The goal of this paper is to encourage collaboration between arithmetic design and the implementation of multi-valued logic. We feel that our first step must be to present definitions and notation to facilitate precise communication, and to enhance appreciation of the wide range of theoretical options available to designers. Specifically, in this paper we present definitions relating to the representation of numbers, give formal definitions of several fixed radix systems in common use, and then list a set of arithmetic building blocks, digit vector algorithms (DVAs), for performing arithmetic in these number systems.

The "approach" we are suggesting is that designers of multi-valued logic processors use the DVAs as formal definitions of the functions which they must provide in their particular circuit technology. This approach should, at a minimum, facilitate the comparison of alternate choices of number systems for given constraints, and also help to avoid the pitfalls which sometimes arise when we too quickly generalize from our radix 2 arithmetic experience. Our suggestion is to think broadly, to learn the general case, and to create binary arithmetic only as the special case it is.

We shall use the programming language APL as a description language. Although APL is sometimes criticized for having awkward control structures and for encouraging obscurity, we feel that it is well suited for the task at hand. Knowledge of only a relatively small subset of the language is required here. References on APL include [1-9].

This work was supported by the National Science Foundation, Division of Mathematical and Computer Science under Grant No. MCS 77-03310.

## REPRESENTATION OF NUMBERS

Computer arithmetic deals with the physical representation of finite sets of numbers and the design, analysis, and implementation of algorithms for mechanizing arithmetic operations on these sets. We consider numbers to be abstract entities which are defined theoretically, typically by their properties (axiomatically). **Residue Five Axioms.** For example, define the properties of positive integers. In implementing computer arithmetic we assume we are given the algebra of real and complex numbers. Complex numbers (imaginary numbers) may be made to correspond to a unique pair of real numbers and therefore will not be further discussed explicitly. (Alternately we could view real numbers as being embedded in the class of complex numbers and focus on a discussion of complex numbers.) The set of real numbers includes, for example, the natural numbers.

$$\mathbb{N} = \{0, 1, 2, 3, \dots\},$$

the integers

$$\mathbb{Z} = \{0, \pm 1, \pm 2, \pm 3, \dots\},$$

the positive integers

$$\mathbb{E} = \{1, 2, 3, \dots\},$$

and the rational numbers

$$\mathbb{Q} = \{x \text{ such that } x = p/q \text{ and } p \in \mathbb{Z} \text{ and } q \in \mathbb{E}\}.$$

Since we are concerned with the physical mechanization of arithmetic we are restricted to representation of finite sets of numbers, i.e., to subsets of the reals. We will be particularly concerned with representation of  $\mathbb{N}$ , and operations on the set of integers modulo  $N$ .

$$\mathbb{Z}_N = \{0, 1, 2, \dots, (N-1)\}, \text{ for } N \in \mathbb{Z}.$$

Rational numbers (fractions) may be treated either as an ordered pair of integers or as "scaled integers."

When we deal with arithmetic, we imply that such sets of numbers are part of an algebraic system or structure consisting of a set and one or more binary operations (functions) on the set. A more complete definition frequently includes the relations of the sets and distinguished elements of the set such as 0 and 1. Examples of algebraic systems include:

$\langle \mathbb{Z}, + \rangle$  where  $+$  and  $*$  are the operations of addition and multiplication on the set of integers;

$\langle \mathbb{R}, +, * \rangle$ , where  $+$  and  $*$  are addition and multiplication on the set of reals; and

$$\langle \mathbb{Z}_N, + \rangle, \text{ where } + \text{ is addition modulo } N.$$

To repeat then, computer arithmetic deals with the representation of finite sets of numbers which are typically subsets of the sets described above, and with the mechanization of well-known binary

(usually unary and binary) operations on these finite sets.

In this section we will consider the representation of numbers by symbols which are variously referred to in the literature as 1) symbol strings, 2)  $n$ -tuples, 3) code words, or 4) digit vectors. All of these terms offer some expressive advantage; "symbol strings" relates to language and data structure ideas; " $n$ -tuple" is a standard term in discrete mathematics; "code words" conveys the well-known idea of encoding information; and "digit vector" implies a connection with vector notation and vector languages such as APL. We will reserve the right to use all three, however, our preference will be "digit vector."

We will define finite sets of symbols which can be physically represented and also operations on these sets which "simulate" well-known algebraic structures such as mentioned above. This notion of a "simulation" may be described in terms of the formal idea of homomorphism and all of the various specific subvarieties such as an isomorphism.

It is also intuitively useful to think about (finite precision) computer arithmetic as an approximation of arithmetic on the reals. The fact that it is an approximation gives rise to need for numerical analysis. Only finite precision arithmetic is implementable. Only finite precision arithmetic probably the most important consequences of computer arithmetic: direct consequences of finitude include overflow, underflow, scaling, and the use of complement representation of negative quantities. In selecting a number representation system, the designer of a computer arithmetic system must keep in mind the architectural realities of time and hardware efficiency, and the numeric reality of providing an adequate approximation of real arithmetic.

## DEFINITIONS

**Finite number representation systems** ("number systems") are usually specified by defining a set of symbols  $A$ , and a mapping from the elements of this symbol set to a subset of the set of real numbers,  $P \subseteq \mathbb{R}$ .

The elements of the symbol set,  $A$ , usually have the form of a finite  $k$ -tuple which we shall call a "digit vector." In other words, a digit vector  $x$  is an element of the set  $A$  where

$$A = D_1 \times D_2 \times \dots \times D_N$$

and  $D_i$  is the set of allowable digit values for the  $i$ th component and  $x$  denotes the Cartesian product.

Following the suggestions of Burdakovski [10] we now introduce the following definitions:

1) The function  $F: A \rightarrow \mathbb{R}$  is a **total function** if  $F$  is defined for all elements of  $A$  (all digit vectors in  $A$ ).

2) The function  $F: A \rightarrow \mathbb{R}$  is a **partial function** if  $F$  is not defined for all elements of  $A$ . In this

case the subset of  $A$  for which  $p$  is defined is denoted  $AE$  and is called the set of "legal digit vectors." Note that in this case  $AE \subset A$ .

3) Since  $AE \subset A$  is a finite set, the mapping  $F: AE \rightarrow B$  is into  $B$ , the infinite set of all reals. The subset  $BE \subset B$  which is the image of  $AE$  under  $F$  is called the set of representable numbers or the interpretation set.

The elements of a digit set,  $AE$ , are integers and will be taken as defined in this presentation. Note that in practice the elements of a digit set  $AE$  are removed, other than standard decimal digits. For example, usually taken to be elements of the digit set are  $0, 1, \dots, 9, A, B, C, D, E, F$ . For additional generality, numerical meanings can be associated with digit symbols by definition of a one-to-one function from symbols to numbers. Formally then,

**Definition 1** A finite number representation system (abbreviated FNR) is a triple

$$FNR = \langle A, AE, F \rangle$$

where  $A$  is a finite, nonempty set of digit vectors,  $AE \subset A$  is the set of all legal digit vectors, and  $F$  is a function which maps  $AE$  into  $B$  (the set of real numbers).

In this paper we concentrate on representation of integers, i.e.,  $BE$  will be a finite set of integers. Having developed integer representation, we may treat representation of rational numbers (fractions) by "scaling" integers.

**Definition 2** A FNR is said to be partial if  $F$  is a partial function in  $A$ , that is if  $AE \subset A$ .

**Definition 3** A FNR is said to be total if  $F$  is a total function in  $A$ , that is if  $AE = A$ .

**Definition 4** A FNR is said to be redundant if for  $X, AE, F(X)$  is a many-to-one function. In this case at least one element of the set of representable numbers ( $BE$ ) has more than one representation.

**Definition 5** A FNR is said to be nonredundant if for  $X, AE, F(X)$  is a one-to-one function.

Although an initial reaction may be that a redundant FNR would be a disadvantage, in mechanizing machine arithmetic redundancy may offer significant advantage. A discussion of this topic is beyond the scope of this paper but may well be of practical significance in the realization of arithmetic using multi-valued logic. For a brief overview of the role of redundancy in computer arithmetic see [1].

**Definition 6** A FNR is said to be defined by the function

$$Q = (X(1)X(N)) \cdot C$$

where

$Q$ , the length of digit vector  $X$ ,  $N$ , the length of a digit vector  $X$ ,  $X(i)$  is the  $i$ th element of a digit vector  $X$ ,  $W(i)$  is the  $i$ th element of a weight vector with  $W(1) \neq 0$ , and  $C$  is a constant.

In APL, the above expression can be written

$$Q \cdot (C \cdot X / W) + C$$

where  $W = W$ . The expression  $C \cdot X / W$  is commonly called an "inner product."

An important special case of weighted FNRs are those in which the weight vector,  $W$ , is obtained from a so-called radix vector,

$$B = B(1), B(2), \dots, B(N)$$

usually  $B(i)$  is an element of  $Z$ , the set of integers (negative radices are also extensively discussed in the literature). The prospect of  $B(i)$  being a complex number has also been proposed.

**Definition 7** A FNR is a weighted radix system if it is a weighted system (Def. 6) in which the elements of the weight vector  $W$  are defined as follows:

$$W(N) = 1,$$

$$W(i) = W(i+1) \times B(i+1) \text{ for } i = N-1, N-2, \dots, 1,$$

where  $B(i)$  is an element of a radix vector.

Note that in our choice of the definition for  $W$  we are continuing to restrict ourselves to the representation of integers.

**Definition 8** A weighted FNR is a fixed radix (or base) system if all elements of  $B$  are the same, i.e., if  $B(i) = B(j)$  for  $1 \leq i, j \leq N$ .

**Definition 9** A weighted FNR is a mixed radix (or base) system if all elements of  $B$  are not the same, i.e., if there exists some  $i, j$  ( $1 \leq i, j \leq N$ ) such that  $B(i) \neq B(j)$ .

Fixed radix number systems are the most commonly used. In this case,  $F$ , the function between symbols and interpretation, may be specified as a polynomial ("radix polynomial") with the digit vector comprising the coefficients. A very interesting treatment of fixed radix FNRs, based upon the ring of polynomials over the integers may be found in [12]. Radix polynomial FNRs are also called "polyadic" FNRs.

The computer language APL includes a primitive operator which mechanizes the mapping from digit vectors to integers for the radix number systems. If we represent the elements of the set of representable numbers ("the interpretation set") using standard sign and magnitude decimal notation, then

$$Q \cdot B \cdot X$$

produces an element  $Q \cdot B \cdot X$  where  $B$  is a radix vector and  $X$  is a digit vector. This APL operator is called **DECODE**. For example if

$$B = 2, 2, 2, 2 \\ X = 1, 1, 1, 0$$

then  $Q \cdot B \cdot X$  is the decimal equivalent of the binary digit vector  $1, 1, 1, 0$ . If  $B$  is 30, 24, 60, 60 and  $X$  is 5, 7, 15, 37 then  $Q \cdot B \cdot X$  is the number of seconds in 5 days, 7 hours, 15 minutes, and 37 seconds.

Let us return now to a discussion of digit sets, i.e., the sets from which digit vector elements are taken. Recall that  $A$ , the set of digit vectors, was defined by

$$A = B \cdot D \cdot X \cdot \dots \cdot X \cdot M$$

where  $D$  ( $i = 1, 2, \dots, N$ ) are sets of digits.

**Definition 10** The canonical (or standard) digit set for the  $i$ th element of a digit vector in a radix FNR is the set

$$D_i = \{0, 1, 2, \dots, |B(i)-1|\}$$

where  $B(i)$  is the  $i$ th element of the radix vector. Note that in this case  $|D_i| = |B(i)|$ .

We will make use of other than canonical digit sets, for example, symmetric digit sets, defined as follows:

**Definition 11** A symmetric digit set with respect to the positive integer  $K$  is the set

$$Z_K = \{-K, -(K-1), \dots, 0, 1, \dots, (K-1), K\}.$$

**Definition 12** A fixed radix FNR with  $B(i) = 2$  for all  $i$  with canonical digit sets is called a conventional FNR.

#### EXAMPLES OF COMMONLY USED FINITE NUMBER REPRESENTATION SYSTEMS

The above definitions provide a framework for describing a large number of FNRs including residue, negative radix and signed-digit. Within the constraints of this paper, however, we will only review the definition of the generalized, positive radix variations of four commonly used FNRs: 1) Conventional, radix  $B$ , unsigned (magnitude only); 2) Conventional, radix  $B$ , sign and magnitude; 3) Conventional, radix  $B$ , radix complement; and 4) Conventional, radix  $B$ , distributed radix complement.

The definition of these FNRs are presented in Figures 2-5 using symbols defined in Figure 1. Each figure describes the symbol set, the interpretation set, and the symbol to interpretation (SI) function in the form of an APL function. These APL functions, generalizations of the APL **decode** (I) operator, have digit-vectors as arguments and produce a sign and magnitude, decimal representation of the corresponding element of the interpretation set. We'll use familiar notation to denote a particular element of the interpretation set.

#### PRIMITIVE OPERATIONS ON COMMON FINITE NUMBER REPRESENTATION SYSTEMS (DIGIT VECTOR ALGORITHMS)

To this point we have concentrated on the representation of finite sets of numbers using symbol sets consisting of digit vectors. We now present fundamental unary and binary operations on symbol sets which, together with isomorphic SI mappings such as described in the previous section, will enable us to simulate useful algebraic structures. Examples of the operations of "digit vector algorithms" include sum, difference, inverse, range extension, and range contraction. Note that in defining these algorithms we are assuming that we are given standard integer arithmetic on the individual digits.

In the remainder of this paper we describe primitive digit vector algorithms which the designer of a multi-valued logic processor must be motivated to implement. The proposed set is motivated by Axtens [13]. Space does not permit a discussion of each algorithm, however, as an example of what might be done, we include a discussion of the SUM and CARRY DIGIT VECTORS.

#### SUM AND CARRY DIGIT VECTOR ALGORITHMS

The digit vector algorithm, SUM, corresponds to what we commonly call addition. Given an SI mapping  $F$ , we need to define SUM such that

$$F(X) \text{ SUM } Y = F(X) + F(Y)$$

where  $X, Y \in AE$ .

For number systems (fixed or mixed base) with all elements of the radix vector,  $B(2)$ , and canonical digit set, the following digit vector operation applies:

$$S-B \cdot X + Y-C$$

where

$B$  is the radix vector;  
 $X$  and  $Y$  are the digit vector operands with  $pX = pY$ , and  $S$  is the sum vector (to be defined),  
and  $C$  is the carry vector.

The sum digit for a given position of an adder, say the  $i$ th position, is sometimes given as

$$S(i) = (X(i) + Y(i) + C(i)) - B(i) \times C(i-1)$$

where  $C(i)$  is the carry into the position,  $C(i-1)$  is the carry out, and  $B(i)$  is the  $i$ th element of the radix vector. This form may better correspond to intuition, namely, that the sum digit is the sum of the two operand digits and the carry in  $(X(i) + Y(i) + C(i))$  minus a correction. If the sum is greater than the maximum digit we can represent  $(B(i)-1)$  then we subtract  $B(i)$  from the  $i$ th position and add 1 in the position  $i-1$ . Since the weight of position  $i-1$  is  $W(i-1) = B(i) \times W(i)$ , this subtraction of  $B(i)$  in position  $i$  and addition of 1 in position  $i-1$  do not change the value represented by the digit vector.

# LISTING OF DYAL FOR COMMON PRRS

No conclude by offering an annotated listing of primitive digit vector algorithms for the four common finite number representation systems we have reviewed. In exchange for the reader's willingness to read APL, he/she will find a formal description of operations which should be implemented for a favorite choice of radix, B, and choice of common number system. Similar work on less conventional but potentially practical number systems is underway and the interested reader is invited to contact the author for further information.

## REFERENCES

1. Sandra Pailin, APL-360 Reference Manual, Second Edition, SRA, Chicago, 1972.
2. G. Demars, J. C. Bault, G. Ruggio, Le Langage de Les Systemes APL, (in French), Masson et Cie, Paris, 1974.
3. APL 360 User's Manual, IBM Data Processing Division.
4. APL Shared Variables (APSV) User's Guide, IBM (SRC-1960).
5. APL Language, IBM, (CC26-3847).
6. University of Michigan Computing Center Memo 363, MTS APL User's Guide.

7. L. Gilman and A. Rose, APL-360, An Interactive Approach, John Wiley and Sons, New York, 1970.
8. K. E. Iverson, A Programming Language, Wiley, New York, 1962.
9. H. Katzman, APL Programming and Computer Techniques, van Nostrand Reinhold, 1970.
10. S. Budkowski, D. Atkins, "A unified classification of finite number systems," Systems Engineering Lab. Report No. 106, ECE Dept., University of Michigan, Ann Arbor.
11. D. Atkins, The role of redundancy in computer arithmetic, "Computer, June 1975, Vol. 8, No. 6, pp. 74-76.
12. D. Matula, "Radix arithmetic: Digital algorithms for computer architecture," Chapter 9 in Applied Computation Theory, Analysis, Design, Modelling, R. Yen, ed., Prentice-Hall, Englewood Cliffs, New Jersey, 1976.
13. A. Avizienis, "Digital Computer arithmetic: A unified algorithmic specification," Proceeding of the Symposium on Computing and Automatics, New York, 1971, Polytechnic Press, New York. Available through Wiley-Interscience.

A = SET OF ALL DIGIT VECTORS.  
 AE = SET OF ALL LEGAL DIGIT VECTOR (THOSE FOR WHICH P IS DEFINED)  
 B = THE SET OF REAL NUMBERS.  
 BE = THE INTERPRETATION SET, I.E. THE IMAGE OF AP UNDER P.  
 B = FIXED IMAGE OF ALL ELEMENTS OF THE RADIX VECTOR, BE2.  
 BE2 = THE SET OF INTERPRETATION MODULO B.  
 Q = ELEMENT OF AE, I.E. A LEGAL DIGIT VECTOR.  
 Q = LENGTH OF DIGIT VECTOR, X.  
 P = E TO THE POWER B.  
 N CP X = P-ARY CARRY PROPAGATION OF SET X, I.E. X\*P+...+X, N TIMES.  
 1X = THE FIRST ELEMENT OF VECTOR X.  
 1X = ALL BUT THE FIRST ELEMENT OF X.  
 K = FLOOR OF K, I.E. THE GREATEST INTEGER ≤K.  
 K = CEILING OF K, I.E. THE SMALLEST INTEGER ≥K.

FIGURE 1. SYMBOLS USED IN DEFINING NUMBER SYSTEMS IN FIGURES 2-5

SYMBOL SET: A-AE- N CP 1B  
 INTERPRETATION SET: BE-(B\*N)  
 SI FUNCTION: P:AE-BE  
 V Q-B DECODES X  
 [1] ISI FUNCTION FOR CONVENTIONAL RADIX B UNSIGNED PRRS  
 [2] Q-BLX  
 V  
 EXAMPLES  
 2 DECODES 0 1 1 0  
 2 DECODES 1 0 0 1  
 10 DECODES 0 3 1 9  
 319  
 5 DECODES 1 2 3 4  
 194  
 8 DECODES 3 5 7 7  
 1919

FIGURE 2. DEFINITION OF CONVENTIONAL, RADIX B UNSIGNED PRRS.

SYMBOL SET: A-AE- S \* N CP 1B  
 WHERE S=(0,1) AND N IS THE LENGTH OF THE DIGIT VECTOR  
 REPRESENTING THE MAGNITUDE. IN S, 0 DENOTES + AND 1 DENOTES -  
 NOTE THAT IF X(AE THEN B=(Q1)-1  
 WHERE K=(B\*N)-1  
 INTERPRETATION SET: BE- -K.....-1,0,1,2.....K  
 SI FUNCTION: P:AE-BE  
 V Q-B DECODES X  
 [1] ISI FUNCTION FOR CONVENTIONAL RADIX B SIGN AND MAGNITUDE PRRS  
 [2] Q-(1+1X)\*B1+X  
 V  
 EXAMPLES  
 2 DECODES 0 1 1 0  
 6  
 2 DECODES 1 0 0 1  
 1  
 10 DECODES 0 3 1 9  
 319  
 5 DECODES 1 2 3 4  
 69  
 8 DECODES 0 5 7 7  
 383

FIGURE 3. DEFINITION OF CONVENTIONAL, RADIX B SIGN AND MAGNITUDE PRRS.

SIMBOL SET: A-DE-H CP 18

INTERPRETATION SET:

RADIX B, EVEN:  $RE^{-K} \dots -1, 0, 1, \dots, (K-1)$   
WHERE  $K = (B+N)/2$

RADIX B, ODD:  $RE^{-K_1} \dots -1, 0, 1, \dots, K_2$   
WHERE  $K_1 = ((B+2) \times B + (N-1))$  AND  $K_2 = ((B \times (N-1)) \times (B+2)) - 1$

SI FUNCTION: F:AE+RE

V Q-B DECODEDC I

[1] A SI FUNCTION FOR CONVENTIONAL RADIX B, RADIX COMPLEMENT PMS  
[2]  $Q-(BX) - ((1 \times 1) \times B + 2) \times B \times X$   
[3] MODB THAT FOR THE SPECIAL CASE OF B=2 THE FOLLOWING APPLIES:  
[4]  $Q \times 2 - ((1 \times 1) \times X)$   
[5] N1.B. WE TREAT THE SIGN INDICATOR DIGIT AS HAVING NEGATIVE WEIGHT.

EXAMPLES

2 DECODEDC 1 0 0 1

7

10 DECODEDC 0 3 1 9

319

5 DECODEDC 3 2 3 4

181

8 DECODEDC 3 5 7 7

1919

FIGURE 4. DEFINITION OF CONVENTIONAL, RADIX B, RADIX  
COMPLEMENT PMS.

SIMBOL SET: A-DE-H CP 18

INTERPRETATION SET:

RADIX B, EVEN:  $RE^{-K} \dots -1, 0, 1, \dots, K$   
WHERE  $K = ((B+N)/2) - 1$

RADIX B, ODD:  $RE^{-K_1} \dots -1, 0, 1, \dots, K_2$   
WHERE  $K_1 = ((1 \times B + 2) \times B + (N-1)) - 1$  AND  $K_2 = ((B \times (N-1)) \times (B+2)) - 1$

SI FUNCTION: F:AE+RE

V Q-B DECODEDC I

[1] A SI FUNCTION FOR CONVENTIONAL RADIX B, DIMINISHED

[2] A RADIX COMPLEMENT PMS

[3]  $Q-(BX) - ((1 \times 1) \times B + 2) \times (B \times X) - 1$

EXAMPLES

2 DECODEDC 1 0 0 1

6

10 DECODEDC 0 3 1 9

319

5 DECODEDC 3 2 3 4

180

8 DECODEDC 3 5 7 7

1919

FIGURE 5. DEFINITION OF CONVENTIONAL, RADIX B, DIMINISHED RADIX  
COMPLEMENT PMS.

DIGIT VECTOR ALGORITHMS  
COMMON FINITE NUMBER REPRESENTATION SYSTEMS  
FIXED-RADIX  
JANUARY 1978, REVISION 4

THESE DIGIT VECTOR ALGORITHMS ARE DEFINED FOR THE  
SPECIAL CASE OF FIXED-RADIX PMS. A SCALAR GLOBAL  
VARIABLE B, WHICH MUST BE  $\geq 2$ , IS THE RADIX.

ABBREVIATIONS FOR DIGIT VECTOR ALGORITHM FAMILY NAME:

SUM, CARRY  
DIF (DIFFERENCE), BORROW  
INV (ADDITIVE INVERSE)  
SIG (SIGN DETECTION), EQZ (EQUAL ZERO)  
RXT (RANGE EXTENSION), RGN (RANGE CONTRACTION)  
SDN (SCALE DOWN), SUP (SCALE UP)  
PRD (PRODUCT)

ABBREVIATIONS FOR NUMBER SYSTEM NAME:

US - CONVENTIONAL, UNSIGNED  
RC - RADIX COMPLEMENT  
DNC - DIMINISHED RADIX COMPLEMENT  
SM - CONVENTIONAL SIGN AND MAGNITUDE

ABBREVIATIONS FOR SINGULARITIES:

OVF - OVERFLOW  
AN - ANOMALY  
TR - TRUNCATIONS  
THE ABOVE ARE FOLLOWED BY DIA FAMILY NAME AND NUMBER SYSTEM NAME.  
FOR EXAMPLE, OVFUSM.

ASSUMPTIONS:

1. FOR DIADIC FUNCTIONS OX-DI.
2. THE RADIX (B) IS ALWAYS A SCALAR. THE RADIX VECTOR FOR A DIGIT VECTOR X IS CONCEPTUALIZED TO BE (OX)OB.
3. FOR ALL VARIATIONS OF SUM AND DIF, THE CARRY IN (CIN) AND BORROW IN (BIN) WILL BE DEFINED EXTERNAL TO THE AEL FUNCTION.
4. IN RCN, SDN, AND SUP THE VALUE OF M MUST BE  $\leq OX$  FOR US, RC, AND DNC; M MUST BE  $\leq OX$  FOR DNC.

```

V S-X SUMUS Y
[1] ASUM DVA FOR CONVENTIONAL UNSIGNED FMS.
[2] S-BIT-Y+X AND CARRY B ARE DEFINED EXTERNALLY
[3] S-BIT-Y+X CARRIES I
[4] OVPUSUMS-COUT
V

```

```

V C-X CARRIUS Y:I,ORG
[1] A CARRY DVA FOR CONVENTIONAL UNSIGNED FMS.
[2] A RADIX B AND CARRY IN CIN ARE EXTERNALLY DEFINED.
[3] ORG-1
[4] I-((X)-1)PO).CIN
[5] C-((X)-1)PO).CIN
[6] LOOPCPR:=(ORG-1)/LCOUT
[7] CFI-1-BX(I)-Y(I)-C(I)
[8] +(ORG-1-I-1)/LOOPCPR
[9] LCOUT:COUT-BX(ORG)-Y(ORG)-C(ORG)
V

```

```

V S-X SUMSM Y:SIGN,SIGNI,SIGNB,MAGI,MAGS
[1] A SUM DVA FOR CONVENTIONAL SIGN AND MAGNITUDE FMS.
[2] SIGN-SGNM X
[3] SIGN-SGNM X
[4] MAG-1+Y
[5] MAG-1+Y
[6] -(SIGN-SIGNI)/LEQSIGN
[7] SIGN-SIGNI
[8] SIGN-SIGNI
[9] SIGN-SIGNI
[10] SIGN-SIGNI
[11] SIGN-SIGNI
[12] SIGN-SIGNI
[13] SIGN-SIGNI
[14] SIGN-SIGNI
[15] SIGN-SIGNI
[16] SIGN-SIGNI
[17] SIGN-SIGNI
[18] SIGN-SIGNI
[19] SIGN-SIGNI
[20] SIGN-SIGNI
[21] SIGN-SIGNI
[22] SIGN-SIGNI
V

```

```

V S-X SUMRC Y
[1] ASUM DVA FOR RADIX COMPLEMENT FMS.
[2] S-X SUMUS Y
[3] OVPUSUMRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC S
[4] OVPUSUMRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC X
[5] OVPUSUMRC-VOVPUSUMRC1VOVPUSUMRC2
V

```

```

V S-X SUMDRC Y
[1] ASUM DVA FOR DIMINISHED RADIX COMPLEMENT FMS.
[2] S-X SUMUS Y
[3] CTH-COUT
[4] S-X SUMUS Y
[5] OVPUSUMDRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC S
[6] OVPUSUMDRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC X
[7] OVPUSUMDRC-VOVPUSUMDRC1VOVPUSUMDRC2
V

```

```

V D-X DIFUS Y
[1] A DIFFERENCE DVA FOR CONVENTIONAL UNSIGNED FMS.
[2] D-BIT(I)-X BORROWUS Y
[3] OVPDIFUS-BOUT
V

```

```

V BRH-X BORROWUS Y:I,ORG
[1] A BORROW DVA FOR CONVENTIONAL UNSIGNED FMS.
[2] ORG-1
[3] I-((X)+ORG-1)
[4] BRH-((X)+ORG-1).BIN
[5] LOOPCPR:=(ORG-1)/LBOUT
[6] BRH(I-1)-((X(I)-Y(I))-BRH(I))<0
[7] +(ORG-1-I-1)/LOOPCPR
[8] LBOUT:BOU-((X(ORG)-Y(ORG))-BRH(ORG))<0
V

```

```

V D-X DIFSM Y:SIGN,SIGNI,SIGNB,MAGI,MAGD
[1] A DIFFERENCE DVA FOR CONVENTIONAL SIGNED MAGNITUDE FMS.
[2] SIGN-SGNM X
[3] SIGN-SGNM X
[4] MAG-1+Y
[5] MAG-1+Y
[6] -(SIGN-SIGNI)/LEQSIGN
[7] SIGN-SIGNI
[8] SIGN-SIGNI
[9] SIGN-SIGNI
[10] SIGN-SIGNI
[11] SIGN-SIGNI
[12] SIGN-SIGNI
[13] SIGN-SIGNI
[14] SIGN-SIGNI
[15] SIGN-SIGNI
[16] SIGN-SIGNI
[17] SIGN-SIGNI
[18] SIGN-SIGNI
[19] SIGN-SIGNI
[20] SIGN-SIGNI
[21] SIGN-SIGNI
[22] SIGN-SIGNI
V

```

```

V D-X DIFRC Y
[1] A DIFFERENCE DVA FOR RADIX COMPLEMENT FMS.
[2] D-X DIFUS Y
[3] OVPDIFRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC D
[4] OVPDIFRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC X
[5] OVPDIFRC-VOVPDIFRC1VOVPDIFRC2
V

```

```

V D-X DIFDRC Y
[1] A DIFFERENCE DVA FOR DIMINISHED RADIX COMPLEMENT FMS.
[2] D-X DIFUS Y
[3] D-X DIFUS Y
[4] D-X DIFUS Y
[5] OVPDIFDRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC D
[6] OVPDIFDRC2-((SGNRC X)-SGNRC Y)^(SGNRC X)-SGNRC X
[7] OVPDIFDRC-VOVPDIFDRC1VOVPDIFDRC2
V

```

V I-INVSX X  
 [1] \* ADDITIVE INVERSE DVA FOR CONVENTIONAL  
 [2] \* SIGN AND MAGNITUDE PHRS  
 [3]  $I \leftarrow (-1)^X$   
 [4] \* GENERATE AN ANOMALY SIGNAL TO INDICATE  
 [5] \* THAT A NEGATIVE ZERO IS GENERATED  
 [6]  $ANINVSX \leftarrow 0 + X$

V I-INVRC X  
 [1] \* ADDITIVE INVERSE DVA FOR  
 [2] \* RADIX COMPLEMENT PHRS  
 [3]  $CI \leftarrow 1$   
 [4]  $I \leftarrow ((X)P0) \text{SUMRC}((X)PB+1) \leftarrow X$   
 [5] \* OVERFLOW WILL OCCUR IF  $\text{SIGN}(X) \neq \text{SIGN}(Y)$   
 [6] \* AND  $Y \neq 0$ .  
 [7]  $OPINVRC \leftarrow ((\text{SGNRC } X) \text{SGNRC } Y) \wedge \text{BQZRC } Y$

V I-INVDR X  
 [1] \* ADDITIVE INVERSE DVA FOR  
 [2] \* DIMINISHED RADIX COMPLEMENT PHRS  
 [3]  $I \leftarrow ((X)PB+1) \leftarrow X$   
 [4] \* GENERATE AN ANOMALY SIGNAL TO INDICATE  
 [5] \* THAT A NEGATIVE ZERO IS GENERATED  
 [6] \* ANINVSX  
 [7] \* OVERFLOW WILL OCCUR IF  $\text{SIGN}(X) \neq \text{SIGN}(Y)$ .  
 [8]  $OPINVDR \leftarrow ((\text{SGNRC } X) \text{SGNRC } Y) \wedge \text{SGNDR } X$

V SIGN-SGNMX X  
 [1] \* SIGN TEST FOR SIGN AND MAGNITUDE  
 [2]  $\text{SIGN} \leftarrow 1 + X$

V SIGN-SGNRC X  
 [1] \* SIGN OF X IN DIMINISHED RADIX COMPLEMENT PHRS.  
 [2] \*  $\text{SIGN} = 0$  IF X IS POSITIVE.  
 [3] \*  $\text{SIGN} = 1$  IF X IS NEGATIVE.  
 [4]  $\text{SIGN} \leftarrow (1 + X) \text{ZB} + 2$

V SIGN-SGNDR X  
 [1] \* SIGN OF X IN DIMINISHED RADIX COMPLEMENT PHRS.  
 [2] \*  $\text{SIGN} = 0$  IF X IS POSITIVE.  
 [3] \*  $\text{SIGN} = 1$  IF X IS NEGATIVE.  
 [4]  $\text{SIGN} \leftarrow (1 + X) \text{ZB} + 2$

V Z-EQZUS X  
 [1] \* TEST OF ZERO FOR UNSIGNED PHRS  
 [2]  $Z \leftarrow A / I \neq 0$

V TEST-EQZSN X  
 [1] \* EQUAL ZERO TEST FOR SIGN AND MAGNITUDE PHRS  
 [2]  $\text{TEST} \leftarrow A / I \neq 0$

V TEST-EQZRC X  
 [1] \* EQUAL ZERO TEST FOR RADIX COMPLEMENT PHRS  
 [2]  $\text{TEST} \leftarrow A / X \neq 0$

V TEST-EQZDR X  
 [1] \* EQUAL ZERO TEST FOR DIMINISHED RADIX COMPLEMENT PHRS  
 [2]  $\text{TEST} \leftarrow (A / X \neq 0) \vee (A / A \neq 1)$

V Z-M-REXSX X  
 [1] \* CONVENTIONAL UNSIGNED PHRS RANGE EXTENSION  
 [2] \* X DU TO BE EXTENDED  
 [3] \* M = NUMBER OF POSITIONS TO EXTEND (SCALAR)  
 [4]  $Z \leftarrow (M \neq 0) \cdot X$

V Z-M-REXSN X  
 [1] \* CONVENTIONAL SIGNED MAGNITUDE PHRS RANGE EXTENSION  
 [2] \* OPERANDS ARE DEFINED AS IN REUS  
 [3]  $Z \leftarrow (1 + X) \cdot (M \neq 0) \cdot 1 + X$

V Z-M-REXRC X  
 [1] \* RADIX COMPLEMENT PHRS RANGE EXTENSION  
 [2] \* OPERANDS ARE DEFINED AS IN REUS  
 [3]  $Z \leftarrow ((M \neq 0) - 1) \cdot \text{SGNRC } X \cdot 1 + X$

V Z-M-REXDR X  
 [1] \* DIMINISHED RADIX COMPLEMENT PHRS RANGE EXTENSION  
 [2] \* OPERANDS ARE DEFINED AS IN REUS  
 [3]  $Z \leftarrow M \cdot \text{REXRC } X$

V Z-M-RCNUS X  
 [1] \* CONVENTIONAL UNSIGNED PHRS RANGE CONTRACTION  
 [2] \* DU TO BE CONTRACTED  
 [3] \* M = NUMBER OF POSITIONS TO CONTRACT (SCALAR)  
 [4]  $OPRCNUS \leftarrow 1 + A / 0 + M + 1 + X$

V Z-M-RCNSX X  
 [1] \* CONVENTIONAL SIGNED MAGNITUDE PHRS RANGE CONTRACTION  
 [2] \* OPERANDS ARE DEFINED AS IN RCNUS  
 [3]  $Z \leftarrow (1 + X) \cdot M + 1 + X$   
 [4]  $OPRCNSX \leftarrow 1 + A / 0 + M + 1 + X$

V Z-M-RCNRC X  
 [1] \* RADIX COMPLEMENT PHRS RANGE CONTRACTION  
 [2] \* OPERANDS ARE DEFINED AS IN RCNUS  
 [3]  $Z \leftarrow M + X$   
 [4]  $OPRCNRC \leftarrow ((\text{SGNRC } 2) \wedge 1 + A / (B - 1) - M + X) \vee ((\text{SGNRC } 2) \wedge \text{BQZRC } M + X)$



[1] 2-M RCONDC X  
 [2] M DIMINISHED RADIX COMPLEMENT FMS RANGE CONTRACTION  
 [3] M OPERANDS ARE DEFINED AS IN RCHUS  
 [4] 2-M RCHNC X  
 [5] OFFRCHDC-OFPRCHNC  
 V

V 2-M SDUS X  
 [1] M CONVENTIONAL UNSIGNED FMS SCALE DOWN  
 [2] M X = DV TO BE SCALED DOWN  
 [3] M M = NUMBER OF PLACES TO SCALE  
 [4] 2-(M+1)\*M+1  
 [5] TRSDUS-1\*(M+1)/0=(-M)\*X  
 V

V 2-M SDNSN X  
 [1] M CONVENTIONAL SIGNED MAGNITUDE FMS SCALE DOWN  
 [2] M OPERANDS ARE DEFINED AS IN SDUS  
 [3] 2-(M+1)\*M+1  
 [4] TRSDNS-1\*(M+1)/0=(-M)\*X  
 V

V 2-M SDRNC X  
 [1] M RADIX COMPLEMENT FMS SCALE DOWN  
 [2] M OPERANDS ARE DEFINED AS IN SDNSN  
 [3] 2-(M+1)\*M+1  
 [4] TRSDRNC-1\*(M+1)/0=(-M)\*X  
 V

V 2-M SDRNC X:SIGN  
 [1] M DIMINISHED RADIX COMPLEMENT FMS SCALE DOWN  
 [2] M OPERANDS ARE DEFINED AS IN SDNSN  
 [3] 2-(M+1)\*M+1  
 [4] TRSDRNC-1\*(M+1)/0=(-M)\*X  
 V

V 2-M SUPUS X  
 [1] M CONVENTIONAL UNSIGNED FMS SCALE UP  
 [2] M X = DV TO BE SCALED  
 [3] M M = NUMBER OF PLACES TO SCALE  
 [4] M M<0  
 [5] 2-(M+1)\*M+1  
 [6] OFPSUPUS-1\*(M+1)/0=M+1  
 V

V 2-M SUPSN X  
 [1] M CONVENTIONAL SIGNED MAGNITUDE FMS SCALE UP  
 [2] M X = DV TO BE SCALED. M = NUMBER OF PLACES TO BE SCALED.  
 [3] M M<0  
 [4] 2-(M+1)\*M+1  
 [5] OFPSUPSN-1\*(M+1)/0=M+1  
 V

V 2-M SUPRC X  
 [1] M RADIX COMPLEMENT FMS SCALE UP  
 [2] M X = DV TO BE SCALED  
 [3] M M = NUMBER OF PLACES TO SCALE  
 [4] 2-(M+1)\*M+1  
 [5] OFPSUPRC-1\*(M+1)/0=M+1  
 V

V 2-M SUPDC X  
 [1] M DIMINISHED RADIX COMPLEMENT FMS SCALE UP  
 [2] M X = DV TO BE SCALED  
 [3] M M = NUMBER OF PLACES TO SCALE  
 [4] 2-(M+1)\*M+1  
 [5] OFPSUPDC-1\*(M+1)/0=M+1  
 V

V P-M PRUS:PS:PC  
 [1] M POSITIVE INTEGER (M+1) PRODUCTS VECTOR (X) FOR  
 [2] M CONVENTIONAL, RADIX B, UNSIGNED FMS  
 [3] PS-BIM\*X  
 [4] PC-(M+1)\*B  
 [5] CPM=0  
 [6] P-(1 REUS PS) SUPUS 1 SUPUS 1 REUS PC  
 V

V P-M PRDSN X  
 [1] M POSITIVE INTEGER (M+1) PRODUCTS VECTOR (X) FOR  
 [2] M CONVENTIONAL, RADIX B, SIGN AND MAGNITUDE FMS  
 [3] P-(SIGN X), M PRDS 1 RCHUS X  
 V

V P-M PRDC X  
 [1] M POSITIVE INTEGER (M+1) PRODUCTS VECTOR (X) FOR  
 [2] M CONVENTIONAL, RADIX B, RADIX COMPLEMENT  
 [3] P-M PRDS X  
 [4] +((0-SGRDC X)/0  
 [5] M CORRECTION FOR NEGATIVE NUMBERS  
 [6] CIN=0  
 [7] P-P SUPUS(P) SUPUS(P) REUS B-M  
 V

V P-M PRDC X  
 [1] M POSITIVE INTEGER (M+1) PRODUCTS VECTOR (X) FOR  
 [2] M CONVENTIONAL, RADIX B, DIMINISHED RADIX COMPLEMENT FMS  
 [3] P-M PRDC X  
 [4] +((0-SGRDC X)/0  
 [5] M CORRECTION FOR NEGATIVE NUMBERS  
 [6] CIN=0  
 [7] P-P SUPUS(P) REUS M-1  
 V